Job
Silicon Package Design Engineer
Intel
- Place
- India, Bangalore, India
- Work mode
- Hybrid
- Posted
- Posted 13 days ago
From the advert
Job Details: Job Description: The Role and Impact: Join Intel as a Silicon Packaging Design Engineer, where you will be at the forefront of semiconductor innovation, driving the end-to-end development of cutting-edge substrate designs. In this role, you will perform substrate fit and routing...
This is a short extract. Read the full advert on the source site.
Role
From the employer's own careers site. We do not check this job or the employer, and we do not receive your application. Check the employer before you share personal details.
This job is outside your country. Check visa, licence and recruitment rules in both countries before you apply.
Wartens is not a recruitment agency. Seeing and applying for jobs is free and never needs a purchase. We do not write these adverts or see your application.
Similar jobs
- Direct from employer
STAFF — Wafer Level NAND SILICON DESIGN VALIDATION (SDV)
Micron
- Location
- Hyderabad - Phoenix Aquila, India
- Level
- Senior and lead
- Posted
- Posted today
From the employer's own careers site
- Direct from employer
CPU RTL Design Engineer
Qualcomm
- Location
- Bengaluru, KA, IN
- Posted
- Posted today
From the employer's own careers site
- Direct from employer
Oryon CPU Post-Silicon Validation & Debug Engineer (Lead/Staff)
Qualcomm
- Location
- Bengaluru, KA, IN
- Level
- Senior and lead
- Posted
- Posted today
From the employer's own careers site
- Direct from employer
RTL Design(DDR)-Sr Staff Engineer/Manager
Qualcomm
- Location
- Bengaluru, KA, IN
- Level
- Senior and lead
- Posted
- Posted today
From the employer's own careers site