Job
Principal Design Verification Engineer
NXP Semiconductors
- Place
- Pune, India
- Level
- Senior and lead
- Posted
- Posted 29 Jun 2026
From the advert
The candidate will work as a design verification engineer for wireless communication ASICs development in Pune, India. You will be in the center of the organization impacting and influencing many cross-functional teams. Roles and responsibilities: Maintain and develop SystemVerilog/UVM methodology...
This is a short extract. Read the full advert on the source site.
Role
From the employer's own careers site. We do not check this job or the employer, and we do not receive your application. Check the employer before you share personal details.
This job is outside your country. Check visa, licence and recruitment rules in both countries before you apply.
Wartens is not a recruitment agency. Seeing and applying for jobs is free and never needs a purchase. We do not write these adverts or see your application.
Similar jobs
Senior Engineer Firmware
Vertiv Group
- Location
- Pune, Maharashtra
- Level
- Senior and lead
- Posted
- Posted yesterday
From Adzuna
- Direct from employer
Senior/Staff NAND Process Integration Design Rule Engineer
Micron
- Location
- Hyderabad - Phoenix Aquila, India
- Level
- Senior and lead
- Posted
- Posted 2 days ago
From the employer's own careers site
- Direct from employer Hybrid
GPU Performance Verification Engineer
Intel
- Location
- India, Bangalore
- Posted
- Posted 2 days ago
From the employer's own careers site
Pressure Piping Design (Semiconductor)
LT-Larsen & Toubro
- Location
- Chennai, Tamil Nadu
- Pay
- ₹3,00,000 to ₹4,00,000 a year
- Posted
- Posted 2 days ago
From Adzuna