Job
Process Integration and Yield Engineering PhD Intern
Intel
- Place
- US, Oregon, Hillsboro, United States
- Level
- Entry level and graduate
- Posted
- Posted 28 days ago
- Visa sponsorship
- Employer is a registered visa sponsor
From the advert
Job Details: Job Description: The Role and Impact: As a Process Integration and Yield Engineering PhD Intern at Intel, you will be at the forefront of semiconductor manufacturing innovation. In this role, you will develop and optimize cutting-edge manufacturing processes while improving defect...
This is a short extract. Read the full advert on the source site.
Role
From the employer's own careers site. We do not check this job or the employer, and we do not receive your application. Check the employer before you share personal details.
Sponsorship labels come from the advert's own words or official sponsor registers. They are not a promise of a visa.
Wartens is not a recruitment agency. Seeing and applying for jobs is free and never needs a purchase. We do not write these adverts or see your application.
Similar jobs
Lead Commissioning Engineer – Semiconductor Facilities
FST Technical Services
- Location
- Santa Clara, Santa Clara County
- Level
- Senior and lead
- Posted
- Posted yesterday
From Adzuna
- Direct from employerRegistered sponsor. This employer appears on an official register of visa sponsors. That does not mean this role is sponsored. Ask the employer.
FPGA Engineer IV
Applied Materials
- Location
- Rochester,NY
- Level
- Senior and lead
- Posted
- Posted 2 days ago
From the employer's own careers site
- Direct from employer
Senior Design Verification Engineer
Micron
- Location
- San Jose, CA
- Level
- Senior and lead
- Posted
- Posted 2 days ago
From the employer's own careers site
- Direct from employer
SR ENGINEER, HIG HBM SOC VERIFICATION
Micron
- Location
- Richardson, TX
- Level
- Senior and lead
- Posted
- Posted 2 days ago
From the employer's own careers site